# Wrapper Design for the Reuse of Networks-on-Chip as Test Access Mechanism

Alexandre M. Amory<sup>2</sup> Kees Goossens<sup>1</sup> Erik Jan Marinissen<sup>1</sup> Marcelo Lubaszewski<sup>2</sup> Fernando Moraes<sup>3</sup>

<sup>1</sup> Philips Research Laboratories IC Design Prof. Holstlaan 4 5656 AA Eindhoven, The Netherlands {kees.goossens, erik.jan.marinissen}@philips.com  <sup>2</sup> Federal University of RGS – UFRGS Instituto de Informática Av. Bento Gonçalves, 9500 Porto Alegre, RS, Brazil

amamory@inf.ufrgs.br, luba@ece.ufrgs.br

<sup>3</sup> Catholic University – PUCRS Faculdade de Informática Av. Ipiranga, 6681 Porto Alegre, RS, Brazil moraes@inf.pucrs.br

### Abstract

This paper proposes a wrapper design for interconnects with guaranteed bandwidth and latency services and on-chip protocol. We demonstrate that these interconnects abstract the interconnect details and provide predictability in the data transfer, which are desirable not only for the functional domain but also for the test application. The proposed wrapper is implemented in VHDL and integrated to the Æthereal NoC. The results show the impact of of bandwidth in the core test time. The wrapper area and core test time are compared with a wrapper design for dedicated TAM.<sup>1</sup>

## **1** Introduction

The increasing complexity of Systems-on-Chip (SoCs) poses challenges to testing for manufacturing defects [10]. *Modular testing*, i.e. testing individual SoC modules as stand-alone units, effectively addresses most of these challenges. Non-logic modules such as embedded analog and memories, as well as black-box or encrypted third-party cores require modular testing. In addition, modular testing provides an attractive "divide-and-conquer" test development approach and allows for test reuse. Modular testing is enabled by on-chip hardware such as test wrappers and a Test Access Mechanism (TAM) [10]. The design of wrappers and TAMs has a large impact on the test application time and other test-related costs of the SoC. Several design and optimization procedures have been proposed [6, 4].

As SoCs grow in complexity, functional interconnects for SoCs have evolved from a single buses, to multiple hierarchical buses, and recently to networks-on-chip (NoC) [1]. Each new generation of functional interconnect has more bandwidth, scalability, modularity, and communication services. With such features, the reuse of this infrastructure as TAM seems to be straightforward, however, *compatibility* with the existing tools, standards, and design

methods; and a *general test approach* that fits to a large number of functional interconnects are the major challanges.

This paper presents a *wrapper design* for the reuse of a functional interconnect with support to *guaranteed services and onchip protocol* as a TAM. The proposed wrapper does the required conversions between functional and test protocols. The wrapper is implemented in VHDL, integrated to the Æthereal NoC [9], and results for test time and area overhead are presented. The novelties presented in this paper are: (*i*) the proposed wrapper, rather than the core which is in test mode, plays the protocol between the core and the functional interconnect to keep the test data flow; (*ii*) we demonstrate the use and benefits of interconnects with guaranteed bandwidth and latency services for test.

This paper is organized as follows. Section 2 compares the previous papers. Section 3 presents the basic background, motivation, and advantages of our approach. Section 4 and 5 show the template for both the core and wrapper, respectively. Section 6 demonstrates an operational wrapper examples integrated to the Æthereal NoC. Section 7 concludes the paper.

## 2 Prior Work

There are papers proposing the reuse of different functional interconnects, such as, directly connected wires, buses, and NoCs. However, this paper focus on the reuse of NoCs for test because it has the required properties to deal with the future complex SoCs, e.g. scalability, bandwidth, low power, abstraction, among others. In addition, different from other interconnects, *NoCs support multiple simultaneous transactions*, which is important to allow parallel test and sending data in and out of the CUT simultaneously.

Cota et al. [3] propose preemptive test scheduling, where the test of a core can be interrupted if there is no free path between the source to CUT or CUT to sink. A test packet can also take different paths depending on their availability, but the shortest available is selected. The drawbacks are that preemptive test may reduce the parallelism between scan-in and scan-out, and clock gating is required to halt the test when there is no data. Liu et al. [5] pro-

<sup>&</sup>lt;sup>1</sup>This work was partially supported by CAPES and CNPq-PNM, under scholarship grant 2371/04-9 and 141993/2002-2, respectively.



## Figure 1. System model for the reuse of functional interconnect for test.

posed non-preemptive testing. A single path from source to CUT and from CUT to sink is established in the beginning of the test and the test packets are sent one after the other on this dedicated path. Although this approach preserves the scan-in and scan-out pipeline, it does not guarantee that there will be a new test data in each clock cycle. For example, there are some clock cycles that are used to pack/unpack data, and also some clock cycles to execute the functional protocol. The exact timing depends on the packet format, that may be different in each design. Then, the clock gating or holdable scan cells must be used.

Despite all the advantages of NoCs for both the functional and test domains, a NoC is more complex than a dedicated TAM. A common aspect to all the previous approaches is the large amount of NoC implementation details required for the test model. All kind of functional implementation details (e.g. used arbitration algorithm), temporal details (e.g. time to route a packet), and organizational details (e.g. network topology) are required, in addition to a cycle-accurate scheduling used to determine the available paths between the test source, CUT and test sink. This amount of implementation details requires major efforts to adapt the test model to different NoCs. Thus, *interconnect abstraction*, which is the key challenge for adoption of test reuse approaches, is not fulfilled.

#### **3** System Model

Figure 1 illustrates the overall environment and its main components: the tester, the CUT, the functional interconnect, a converter around the tester interface, and a wrapper around the CUT interface.

The first component in Figure 1 is the *tester*. Testers are built to assert and evaluate signals in a timing accurate manner. A tester works in a *continuous streaming* mode, which means that once the test starts, it is not interrupted until its end. Considering other type of communication is not realistic.

The second component in Figure 1 is a core in scan-based test mode. The core, like the tester, also requires continuous test data streaming, where the internal scan chains are continuously fed with new test data every clock cycle until the end of its test. On the other hand, it is possible to modify the wrapper design in order to support temporally stalling of the test. This kind of test is called preemptive test. Preemptive test may be useful to support dividing the test of a core in several pieces in order to better fit in the chiplevel test scheduling. However, preemptive test requires logic to halt the test while there is no test data. The usual approach is to implement clock gating, but it interferes in the clock tree design. The second approach is to implement hold state to all scan cells of a core. This option increases the area overhead due to the additional multiplexers required for each scan cell to hold its current value. Moreover, it is impossible to modify the scan cell design for hard and encrypted cores. In addition, every time the test of



Figure 2. Functionality of a DTL-like port.

a core is interrupted in a preemptive test, the parallelism between the scan-in and scan-out of test patterns is lost, increasing the core test time. This paper uses non-preemptive test, and preserve the continuous test data streaming nature of the test application.

The third component in Figure 1 is the functional interconnect. The interconnect model includes standard ports implementing onchip protocols and guaranteed services. An on-chip protocol, e.g. DTL [8], standardizes the interface between cores and the interconnect. Interconnects with support to guaranteed services provide data transfer which respects the pre-defined communication requirements of the core, such as bandwidth, latency, and jitter. Thus, no matter how the interconnect is implemented, the predefined attributes of a given data transfer is respected, abstracting the interconenct implementation [7]. Guaranteed services are used on Internet for applications that requires quality of service [7]. Recently, guaranteed services are been implemented on NoCs to deal with real-time applications [9, 2]. These services assure that the target core in the communication can receive a certain amount of data in a fixed time interval providing predictability for the data transfers.

The *converter around the tester interface* performs a parallelto-serial convertion to match the number of functional data terminals from the interconnect with the number of test terminals from the tester. A serial-to-parallel conversion is required for the output part.

We claim that the presented interconnect model is not only useful for the functional domain to enable a compositional and modular chip design, but also for the test domain, to enable a general reuse approach since it abstracts the interconect and provides predictability for the data transfer. It is important to realize that these features that our model rely on were defined for the functional domain. We propose the reuse of this kind of interconnect for test, and we present a wrapper design for it.

### 4 Core Model

Cores are connected to interconnect using standardized protocols. This paper proposes a new core terminals classification, which takes the protocols into account. When considering reuse of functional interconnect for test, it is important to know the role of each terminal used to connect the core to the interconnect.

Figure 2 illustrates the functionality of a DTL-like port and its protocol. The main principles can be applied to other protocols.

Event 1 in Figure 2 represents the request of a write command to send two words, which is accepted in the next clock cycle, during the event 2. The first word is sent during the event 3, when the data valid is high. In event 4 the target does not accept the second word, but it is accepted in event 5. The read command works in a similar way.

Definition 1 formally defines a port for test purpose, classifying the port terminals as control or data. The data terminals DI and DO are those terminals of a port that transport actual data. A port may have data input terminals, output or both, but there must be terminals classified as data terminals. The sets of control terminals CI and CO are the terminals which actually implement the control protocol signaling. Typically, the minimal number of control terminals in a port is a pair of terminals to implement handshake (e.g. valid and accept terminals), but there may be other terminals used, for example, to identify the end of a data transfer, to do error signaling, among others. The maximal data rates  $b_{max}^{in}$ and  $b_{max}^{out}$  represent the maximal sustainable data rate that can be assigned to a port in functional mode. These values are defined by the functional application or system specification. Taking the port illustrated in Figure 2 as example. The signals Addr, Burst-Size, Cmd, DataValid, and respAccept are classified as CO; CmdAccept, DataAccept, and RespValid are classified as CI; Data as DO, and RespData as DI.

#### Definition 1 [Port].

- set DI of data input terminals and a set DO of data output terminals, such that DI ∪ DO ≠ Ø;
- set *CI* of *control input terminals*;
- set CO of control output terminals;
- the port maximal input data rate  $b_{max}^{in}$ , expressed in bytes/s;
- the *port maximal output data rate*  $b_{max}^{out}$ , expressed in bytes/s;

A core may have a set of ports connected to the functional interconnect. The core may also have other terminals connected elsewhere, e.g. chip pins, rather than the functional interconnect. Definition 2 classifies a complete core for test considering these issues.

#### Definition 2 [Core].

- set *FI* of functional input terminals;
- set *FO* of *functional output terminals*;
- set SI of scan input terminals;
- set SO of scan output terminals;
- set S of scan chains, where for each s ∈ S its length is denoted by l(s);
- set P of ports;
- the system test frequency f, expressed in Hz.

The *functional terminals* FI and FO consist of those terminals not connected to the interconnect. The functional terminals can also consist of ports connected to the interconnect, but are not used for test. The *scan terminals* SI and SO consist of terminals used to connect the wrapper cells to the set of internal scan chains S. The set of *ports used for test* P is defined according to Definition 1.



Figure 3. Wrapper model.

## 5 Wrapper Model

Figure 3 presents the proposed wrapper model for interconnect reuse. It has three main parts: test wires, wrapper cells, and control part. The wrapper also has the CUT specified as in Definition 2. We are assuming that the core may be a hard-core or encrypted core, and no modifications are allowed on it. Figure 3 has one port (*port*<sub>1</sub>) and its terminals are classified in the sets  $CI_1$ ,  $DI_1$ ,  $CO_1$ ,  $DO_1$  terminals. More ports are allowed; then, the *port*<sub>n</sub> would have the sets  $CI_n$ ,  $DI_n$ ,  $CO_n$ ,  $DO_n$  terminals. The sets FI, FO, SI, and SO are unique for the whole core. The wrapper cells are connected by test wires. The control and protocol signals are generated in the control logic. Each core port is connected to one interconnect port. The interconnect port is split in the input and output parts to ease the figure.

### 5.1 Wrapper Cells

All functional terminals of a core require wrapper cells. The terminals classified as DI, DO, and CI use the standard wrapper cell illustrated in Figure 3(c) (the CI terminals use the standard cell because, as they are inputs for the wrapper, the wrapper does not control these signals). The terminals classified as CO use the proposed wrapper cell shown in Figure 3(b). Both cells have functional/scan input/output terminals as well as control terminals to operate the muxes. The proposed cell has an additional multiplexer. The terminal *prot\_in* receives from the control logic the required value to play the protocol (the actual protocol is implemented in the control logic, Section 5.3, not in the wrapper cell). During test mode, the terminal *prot\_mode* is asserted to '1' to assure that test signaling does not interfere with the functional protocol.



## Figure 4. Ordering of test wires elements.

### 5.2 Defining the Test Wires

We define *test wires*, illustrated in Figure 3(a) in dotted lines, as those used to connect the wrapper cells and internal scan chains. A wrapper must have at least one test wire. In general, the more test wires a wrapper has, the shorter is the test time. The order of elements in a test wires, illustrated in Figure 4, must be first one or more wrapper cells connected to data input terminals. Secondly, all the remaining input wrapper cells. Third, zero or more internal scan chains. Then, all output wrapper cells, such that the last elements are connected to data terminals. This order enables the scan-in and scan-out pipelining effect to reduce the core test time (*goal i*).

The complete specification of test wires is done in three steps: defining the number of test wires, defining the number of data terminals per test wire, and balancing the scan-in and scan-out.

#### 5.2.1 defining the maximal number of test wires

The number of *test wires tw* is defined in Equation 1. It refers to the maximal number of test wires a core can have considering the maximal bandwidth for data input and data output.  $b_{max}^{in}$  and  $b_{max}^{out}$  are, respectively, the maximal input bandwidth and the maximal output bandwidth, expressed in bytes/s, that can be assigned to the port. The factor 8 is used since the bandwidth is expressed in bytes/s. f is the test frequency. The floors are required to have discrete number of test wires. In addition, equal number of test wires for scan-in and scan-out is required for test, then the minimal is used.

$$tw = min(\lfloor \frac{b_{max}^{in} \times 8}{f} \rfloor, \lfloor \frac{b_{max}^{out} \times 8}{f} \rfloor)$$
(1)

#### 5.2.2 number of data terminals per test wire

We define the number of data terminals per test wire for data input and output in Equations 2 and 3 respectively. Equal number of data terminals is important to do a serial-to-parallel conversion of di wires to tw wires without corrupting tw. For example, consider |DI| = 32 and tw = 2. Then, each of the two test wires would have 16 data input terminals. On the other hand, if this constraint were not applied, it would be possible to have one test wires with 20 input data terminals, and the other with 12 data terminals. Problems would arise during the parallel-to-serial conversion. Either the second test wire would have eight bits corrupting the test every word read from the interconnect, or the first test wire would have eight unused bits. There is a second issue regarding this constraint. Consider, for example, |DI| = 32 and tw = 3. Then, the three test wires would have ten data input terminals. The data in two of the |DI| terminals would be ignored. This constraint, as demonstrated in Section 6.3, may imply in a slight increase of test time compared to a standard test wrapper. Analogously, there is a parallel-to-serial conversion to send responses to the interconnect.

$$di = \lfloor \frac{|DI|}{tw} \rfloor \tag{2}$$

$$do = \lfloor \frac{|DO|}{tw} \rfloor \tag{3}$$

From the interconnect point of view, the number of data terminals di and do means the period data is read or sent. Every diclock cycles a word is read from the interconnect; meanwhile, this word is shifted into the wrapper cells. The interconnect must be able to provide data in these intervals. A violation in the data request would corrupt the test wires. The guaranteed service plays an important role for test since it assures periodicity. Previous reuse approaches were not based on guaranteed service, thus, they needed to assure periodicity by means of a complex cycle-accurate model of the interconnect. The reuse of interconnect with support to guaranteed service enables the creation of a simpler wrapper; just simple parallel-to-serial and serial-to-parallel converters are required.

### 5.2.3 balancing the scan-in and scan-out

This step distributes the core internal scan chains and wrapper cells (except those related to the data terminals, which were already defined) among the test wires in order to minimize the core test time. The test time T is defined as

$$T = \{1 + \max(s_i, s_o)\} \times p + \min(s_i, s_o)\}$$
(4)

where p denotes the number of test patterns, and  $s_i$  and  $s_o$  denote respectively the scan-in and scan-out time for a core.

Since the number of test patterns is fixed, in order to reduce the test time, the maximal scan-in and scan-out time should be reduced. Algorithms like LPT [6] have been proposed to minimize the core test time by balancing test wires. The same algorithm can be used in our approach, but a modification is required to support the constraint related to the equal number of data terminals per test wire. Due to this constraint, the resulting  $\max(s_i, s_o)$  of the proposed approach may be slightly bigger then the one used in wrappers with dedicated TAMs. Examples are presented in Section 6.3.

#### 5.3 Wrapper Control and Protocol

When the core is in test mode, it cannot play the protocol with the interconnect to keep the data flowing. In the proposed approach, a subset of the protocol is implemented in the wrapper.

All the CO terminals require a protocol signal. However, the large majority of the CO terminals requires only a hard coded '0' or '1'. For a few terminals, it is necessary to change its value during the test application. For these terminals a small finite state machine have to be implemented. The exact logic to be implemented depends on the protocol used, and the role of the terminal in the protocol.

Let us take the port illustrated in Figure 2 as an example. Let us consider that this port is used to send test responses. In this way, the responses are sent via terminal *Data*; the terminals *RespData* and *Addr* are not relevant, hence they are tied to zero; the *CO* terminal *BurstSize* must be assigned with the number of words to be transfer in each burst; The *CO* terminals *DataValid* and *Cmd* require a FSM. *DataValid* must be asserted high every *di* clock



Figure 5. Target system.

cycles to send a new word; the CO terminal Cmd must be asserted high when the number of words specified in *BurstSize* were sent. The FSM required to these two terminals is simple, around 6 states, and depends only on two internal counters, a counter to count the di clock cycles and a counter to count the number of words of the burst.

Once the wrapper is completely specified, the required *deliverables* for the system integration are the wrapper itself and the bandwidth the interconnect should deliver to the port during the core test. The *actual bandwidth* assigned for test,  $b_{act}^{in}$  and  $b_{act}^{out}$  (bytes/s), is defined in Equation 5. It represents the minimal bandwidth that can sustain tw test wires. Thus, this model guarantees the maximal number of test wires using the minimal amount of interconnect bandwidth. Before the test application, two connections are established to transport the test stimuli and responses between the ATE and the CUT with this actual bandwidth. Later, the ATE starts sending data.

$$b_{act}^{in} = b_{act}^{out} = \lceil \frac{f \times tw}{8} \rceil \tag{5}$$

### 6 Experimental Results 6.1 Experimental Setup

Figure 5 shows the system described in VHDL to validate our wrapper. It has three cores: the test source; the test sink; and the CUT which is involved by the wrapper further described in Section 6.2. The *interface* between the cores and the interconnect is via a DTL protocol configured with 32 data bits. The *interconnect* is a Æthereal NoC automatically generated with four network interfaces (NI) and one router (R). The Æthereal instance matches this interconnect model illustrated in Figure 1: the protocol box in the model matches with the DTL port; the communication service box in the model matches with the NI; and the interconnect network matches with the router network.

Although the system used as example is simple, we chose it just for sake of readability and understanding. The guaranteed communication services implemented in the Æthereal NI abstract the internal implementation completely, for example, the topology of the interconnect network.

#### 6.2 Wrapper Architecture

The *CUT* has two complete DTL ports; one to receive test stimuli from the source (port1), and the other to send responses to the

sink (port2). The CUT is configured with five internal scan chains with 123, 123, 50, 50 and 23 cells, respectively. Each DTL port has 133 terminals. Both of them have 32 *DI* terminals, as well as 32 *DO* terminals. Port1 has 62 *CI* and 7 *CO* terminals, while port2 has 7 *CI* and 62 *CO*. The core has no terminals classified as *FI* and *FO*. The maximal bandwidths are  $b_{max}^{in} = 200$  MB/s and  $b_{max}^{out} = 300$  MB/s. The test frequency is f = 500 MHz. The number of test patterns is p = 10.

Equation 1 results in tw = 3 test wires. The number of input and output data terminals per test wire is di = 10 and do = 10, respectively. After balancing the test wires, the maximal scan-in and scan-out time is  $\max(s_i, s_o) = 168$ , while the minimal scanin and scan-out time is  $\min(s_i, s_o) = 167$ . Then, the core test time is T = 1857 clock cycles.

The implemented wrapper for this core is presented in Figure 6. The wrapper has three test wires identified by the dotted lines. The test wires start with  $DI_1$  (DI of port1) terminals used to receive test stimuli from the interconnect, followed by  $CI_1$ ,  $DI_2$  (not used to receive test stimuli),  $CI_2$ , internal scan chains,  $DO_1$  (not used to send test responses),  $CO_1$ ,  $CO_2$ , and  $DO_2$  used to send test responses to the interconnect. Note that the terminals  $DI_{1_{10}}$  (terminal 10 in the set DI of port1),  $DI_{1_{21}}$ ,  $DO_{2_{10}}$ , and  $DO_{2_{21}}$  are not being used to carry test data (they have darker lines). This effect happens because the division  $\frac{|DI|}{tw}$  has remainder different than zero.

#### 6.3 Results

As presented in Section 5, more bandwidth may result in more test wires for the wrapper, which may reduce the core test time. The test time and wrapper area are compared with an approach for dedicated TAMs [4].

Table 1 shows the core test time as function of the assigned bandwidth ( $b_{act}$ ). The used core is the same presented in Section 6.2. As the bandwidth is increased, the number of test wires increases, and the core test time decreases. Last column shows the test time for [4]. Different test time between our approach and [4] were observed for wrappers with more then three test wires. Let us take the wrapper with four test wires as an example. Using Equations 2 and 3, we derive di = do = 8. The scan chains are presented in Table 2 for our approach and for [4].

The previous approach [4] does not require constraints when balancing the test wires. When there is the situation where a single test wire is the bottleneck for the scan time (as the test wires tw[0] and tw[1] in the example), the previous approach presents slight better test time since their approach can distribute better the wrapper cells, resulting in smaller scan-in and scan-out times. However, the difference in the scan time is small, since our constraint increases the scan time in only  $\frac{|DI|}{tw}$  clock cycles for the scan-in and  $\frac{|DO|}{tw}$  clock cycles for the scan-in time.

We compare the area to implement a wrapper, for the core presented in Section 6.2, using our approach and [4]. The comparison evaluates the area to implement the wrapper cells and the control logic. The CUT requires 266 wrapper cells. In the proposed wrapper, 69 out of 266 use the new wrapper cell. The area to implement all the 266 cells is 3000 equivalent gates. On the other hand, the area to implement 266 wrapper cells for the previous wrapper is 2910 gates. Thus, the proposed approach requires +3% of area to



Figure 6. Wrapper with three test wires.

$b_{act}$	test	our	[4]	additional
(MB/s)	wires	test	test	test
		time	time	time (%)
63	1	5532	5532	0
125	2	2771	2771	0
200	3	1857	1857	0
250	4	1429	1395	2.4
334	5	1306	1250	4.3
400	6	1295	1244	3.9
	(MB/s) 63 125 200 250 334	(MB/s) wires   63 1   125 2   200 3   250 4   334 5	(MB/s) wires test time   63 1 5532   125 2 2771   200 3 1857   250 4 1429   334 5 1306	(MB/s) wires test time test time   63 1 5532 5532   125 2 2771 2771   200 3 1857 1857   250 4 1429 1395   334 5 1306 1250

Table 1. Test time as function of bandwidth.

test		$CI_1+$	scan	$DO_1+$	
wire	$DI_1$	$DI_2+$	chains	$CO_1+$	$DO_2$
		$CI_2$		$CO_2$	
tw[0]	8	0	{123}	0	8
tw[1]	8	0	{123}	0	8
tw[2]	8	50	{50,23}	50	8
tw[3]	8	51	{50}	51	8
tw[0]	2	0	{123}	0	2
tw[1]	2	0	{123}	0	2
tw[2]	3	50	{50,23}	50	3
tw[3]	25	51	{50}	51	25

Table 2. Test wires for our approach and [4].

implement the wrapper cell then the previous approach. The control logic presented in Section 6.2 used to implement a subset of the protocol requires 489 equivalent gates. This area is referent to a small FSM of 6 states and two internal counters. The area may change slightly for other cores due to the size of internal counters. It also changes if other protocol is considered such as OCP or AXI.

On one hand, our approach has marginally higher test time and area overhead. On the other hand, the wrapper presented in [4] cannot be applied for functional interconnect reuse for test because they ignore the protocol and don't have support to convert data formats.

## 7 Conclusion

We proposed the reuse of interconnects with on-chip protocol and guaranteed bandwidth and latency services as a TAM. These properties abstract the interconnect implementation and provide the predictability in the data transfer required by the test application. On top of this interconnect, the paper presented a general wrapper model for reuse of functional interconnect as a TAM. The wrapper design method is compatible with the well-defined and existing tools (e.g. interconnect design tools), equipments (e.g. tester), standards (e.g. P1500 and DTL), and concepts (e.g. separation between the computation and the communication). The proposed wrapper was implemented in VHDL and integrated with Æthereal NoC. Results for core test time and area overhead were compared with a wrapper design for dedicated TAM.

### References

- L. Benini and G. De Micheli. Networks on Chips: A New SoC Paradigm. *IEEE Computer*, 35(1):70–80, 2002.
- [2] T. Bjerregaard and J. Sparso. Scheduling Discipline for Latency and Bandwidth Guarantees in Asynchronous Networkon-Chip. In 11th IEEE International Symposium on Asynchronous Circuits and Systems, pages 34–43, 2005.
- [3] E. Cota, L. Carro, and M. Lubaszewski. Reusing an On-Chip Network for the Test of Core-based Systems. ACM TODAES, 9(4):471–499, 2004.
- [4] S. Goel and E. Marinissen. SOC Test Architecture Design for Efficient Utilization of Test Bandwidth. ACM TODAES, 8(4):399–429, Oct. 2003.
- [5] C. Liu et al. Power-Aware Test Scheduling in Network-on-Chip Using Variable-Rate On-Chip Clocking. In *Proc. VTS*, pages 349–354, 2005.
- [6] E. Marinissen, S. Goel, and M. Lousberg. Wrapper Design for Embedded Core Test. In *Proc. ITC*, pages 911–920, 2000.
- [7] J. McCabe. Network Analysis, Architecture, and Design. Morgan Kaufmann Publishers, 2nd edition, 2003.
- [8] Philips Semiconductors. Device Transaction Level (DTL) Protocol Specification. Version 2.2, July 2002.
- [9] A. Rădulescu et al. An Efficient On-Chip Network Interface Offering Guaranteed Services, Shared-Memory Abstraction, and Flexible Network Programming. *IEEE Transactions on CAD of Integrated Circuits and Systems*, 24(1):4–17, Jan. 2005.
- [10] Y. Zorian, E. Marinissen, and S. Dey. Testing Embedded-Core Based System Chips. In *Proc. ITC*, pages 130–143, 1998.